


ATC // AVX MOS Single Layer Capacitors Metal Oxide Semiconductor

ATC//AVX Thin Film Technologies offers semi-custom thin film Metal Oxide Semiconductor (MOS) Single Layer Capacitors suitable for RF/ microwave and millimeter-wave applications. The silicon oxide dielectric is fabricated with high temperature processing resulting in excellent uniformity and stability.

ATC//AVX Thin Film Technologies' unique processing and materials sets result in MOS capacitors with high Q, excellent temperature stability, high dielectric strength, high insulation resistance and low ESR. A wide range of termination metallizations are available to facilitate epoxy, solder die attach, thermosonic and ultrasonic bonding and gold or aluminum wire bonding. Custom applications and designs are welcome. Consult factory for additional information.



Benefits

- Rectangular sizes up to several mm in length (100's mils)
- Square sizes from 254 μ m x 254 μ m (10 mils)
- Thicknesses from 50 to 250 μ m (2 to 10 mils)
- DC to GHz operation
- High Q
- High Insulation Resistance >1 G-ohm
- Low ESR designs <100 milliohms

Typical Electrical Specifications

Material	MOS (SiO ₂)
pF/mm ² Typical	85 @ 50V rated
TCC	±30 ppm/°C
Rated Voltage	≤100
Peak Voltage at +25°C	1.5 x Rated
DF	≤0.1%

Test Methods

Specification	Parameter	Method or Paragraph
MIL-STD-883	Bond Strength	2011.7
MIL-STD-883	Shear Strength	2019
MIL-STD-202	Life	108

How to Order

MS	20	3	S	100	M	3723	W
Series Code	Case Size	Working Voltage	Dielectric Code	Capacitance	Capacitance Tolerance	Termination Code	Packaging
MS - MOS	Square size in mils 10, 20, 30, 40 OS - special order please supply design	Z = 10 WVDC 3 = 25 WVDC 5 = 50 WVDC S - special order	S = SiO ₂ for MOS style	EIA capacitance code in pF First two digits = significant figures or R for decimal place. Third digit - number of zeros or after "R" significant figures.	J = ±5% K = ±10% M = ±20%	1st position top layer 2nd position top bonding layer, 3rd position bottom bonding layer, 4th position Top layers: 37 = AuTaN 38 - AuTiW, 18 - AlTiW Bottom layers: 23 - CrAu 93 - TiW/NiAu, 53 = CrNiAu OSOS - Special Order Please Supply Design	W = antistatic waffle pack T= tested whole wafer D - Tested wafer diced on tape



AMERICAN TECHNICAL CERAMICS

ATC // AVX Thin Film Technologies

tfsales@atceramics.com

ATC North America

sales@atceramics.com

THE ENGINEERS' CHOICE™

www.atceramics.com



ISO 9001 REGISTERED COMPANY

ATC // AVX MOS Single Layer Capacitors



Metal Oxide Semiconductor

Standard Wafers Offered and Thickness

N+ (Arsenic doped); 0.001-0.005 Ohm-cm resistivity; ≥100µm thick

N++ (Phosphorous doped): .001 to .0015 Ohm-cm resistivity; ≥100µm thick

Example S21 and Q Versus Frequency



Sales of ATC products are subject to the terms and conditions contained in American Technical Ceramics Corp. Terms and Conditions of Sale (ATC document #001-992 Rev. A 10/03). Copies of these terms and conditions will be provided upon request. They may also be viewed on ATC's website at www.atceramics.com/productfinder/default.asp. Click on the link for Terms and Conditions of Sale.

ATC has made every effort to have this information as accurate as possible. However, no responsibility is assumed by ATC for its use, nor for any infringements of rights of third parties which may result from its use. ATC reserves the right to revise the content or modify its product line without prior notice.

© 2010 American Technical Ceramics Corp. All Rights Reserved.

ATC # 001-1088 Rev. A; 5/10



AMERICAN TECHNICAL CERAMICS

ATC // AVX Thin Film Technologies

ATC North America

tfsales@atceramics.com

sales@atceramics.com

THE ENGINEERS' CHOICE™

www.atceramics.com



ISO 9001 REGISTERED COMPANY